Code No.: 12228 AS N/O

## VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS), HYDERABAD

Accredited by NAAC with A++ Grade

## B.E. II-Semester Advanced Supplementary Examinations, September-2023 Logic and Switching Theory

(Common to CSE & AIML)

Time: 3 hours

Max. Marks: 60

Note: Answer all questions from Part-A and any FIVE from Part-B

Part-A  $(10 \times 2 = 20 Marks)$ 

| Q. No. | Stem of the question  | M | L | CO | P   |
|--------|---|---|---|----|-----|
| 1.     | Simplify the given Boolean function using Karnaugh map.   | 2 | 2 | 1  | 1,  |
|        | $f(w, x, y, z) = \Sigma(0, 1, 4, 5, 6, 7, 9, 11, 15) + \Sigma_d(10, 14)$  |   |   |    | -,  |
| 2.     | Define DeMorgans Theorem-1 and 2 along with a brief explanation.  | 2 | 1 | 1  | 1   |
| 3.     | Find all the prime implicants for the following Boolean function and determine which are essential: $F(w,x,y,z) = \Sigma(2,3,4,5,6,7,9,11,12,13)$   | 2 | 2 | 2  | 1,  |
| 4.     | Draw the multiple level NAND circuit for the expression: $w(x+y+z)+xyz$   | 2 | 2 | 2  | 1,  |
| 5.     | Design a FULL ADDER circuit along with clearly specifying its truth table   | 2 | 3 | 3  | 1,2 |
| 6.     | Construct a 5-to-32 line decoder with four 3-to-8 line decoders with enable and 2-to-4 line decoder.  | 2 | 3 | 3  | 1,2 |
| 7.     | A certain flip-flop has four operations: set to 0, no change, complement, and set to 1 when inputs A and B are 00, 01, 10, and 11, respectively.  | 2 | 3 | 4  | 1,2 |
| 26.000 | <ul><li>a) Tabulate the characteristic table.</li><li>b) Derive the characteristic Equation.</li></ul>  |   |   |    |     |
| 8.     | Explain Ripple counters taking a 3 bit UP Counter example.  | 2 | 1 | 4  | 1   |
| 9.     | List the similarities and differences between RAM and ROM   | 2 | 1 | 5  | 1   |
| 0.     | The memory units that follow are specified by the number of words times and the number of bits per word. Give the number bytes stored in the memories listed below:   | 2 | 1 | 5  | 1   |
|        | a)16M*32 b)256K*64  |   |   |    |     |
| -      | Part-B $(5 \times 8 = 40 \text{ Marks})$  |   |   |    |     |
| 1      | $f(w, x, y, z) = \Sigma (1, 2, 3, 5, 13) + \Sigma_d (6, 7, 8, 9, 11, 15)$ is a function. Find the minimal sum of products expression and also a minimal product of sums expression. Are the expressions same or different? Comment. | 4 | 2 | 1  | 1,2 |
| b)     | Convert the following numbers with the indicated bases to decimal:  a)(10001.101) <sub>2</sub> b)(67AC.B) <sub>16</sub>   | 4 | 1 | 1  | 1   |

Code No.: 12228 AS N/O

| 8   |  |  |   |   |   |       |
|-----|--|--|---|---|---|-------|
| 12. | a)   | Implement the function with OR-AND two level form:   | 4 | 2 | 2 | 1,2   |
|     | 200 A 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1  | $F(A, B, C, D) = \sum m(0, 2, 3, 4, 7, 9, 15) + \sum_{d} (6, 8, 11)$   |   |   |   |       |
|     | b)   | Minimize the below function using Quine-McCluskey Tabular method,  | 4 | 3 | 2 | 1,2   |
|     | manner of the contrast of the contrast   | f (Λ, Β, C, D, E) = Σ (1, 5, 6, 7, 9, 13, 14, 15, 17, 18, 19, 21, 22, 23, 25, 29, 30)  |   |   |   |       |
| 13. | (a)  | Construct a 4 bit comparator circuit with a neat diagram which has the three essential features (a) Equal (b) Less than (c) Greater than.  | 4 | 3 | 3 | 1,2,3 |
|     | b)   | Implement the following Boolean function with a 4*1 multiplexer and external gates.  | 4 | 3 | 3 | 1,2,3 |
|     |  | a) $F1(A,B,C,D)=\Sigma (1, 2, 4, 7, 8, 9,10, 11, 13, 15)$<br>b) $F2(A,B,C,D)=\Sigma (0,1,5,7,8,13,14)$   |   |   |   |       |
| 14  | a)   | Design a sequential Circuit with two JK flip-flops A and B and two inputs E and F.If E=0 the circuit remains in the same state regardless of the value of F. When E=1 and F=1 the circuit goes through the state transitions from 00 to 11, to 10, to 01, back to 00 and repeats. When E=1 and F=0 the circuit goes through the state transitions from 00 to 01, to 10, to 11, back to 00 and repeats. | 4 | 3 | 4 | 1,2,3 |
|     | b)   | A sequential circuit has one flip-flop Q, two inputs x and y, and one output S. It consists of a full-adder circuit connected to a D flip-flop, as shown below. Derive the state table and state diagram of the sequential circuit.  | 4 | 3 | 4 | 1,2,3 |
|     | A CONTRACTOR OF THE PARTY OF TH | Full adder C  Q  Clk Clock   |   |   |   | •     |
| 15  | 5. a)  | Using 64 * 8 ROM chips with an enable input, construct a 512 * 8 ROM with eight chips and a decoder.   | 4 | 3 | 5 | 1,2,3 |
|     | <b>b</b> )   | Tabulate the PLA programming table for the four Boolean functions listed below. Minimize the numbers of product terms.   | 4 | 3 | 5 | 1,2,3 |
|     | 7<br>:<br>:<br>:<br>:  | $A(x, y, z) = \Sigma (1, 3, 5, 6)$   |   |   |   |       |
|     |  | $B(x, y, z) = \Sigma (0, 1, 6, 7)$   |   |   |   |       |
|     | i i  | $C(x, y, z) = \Sigma (3, 5)$   |   |   |   |       |
|     | - Paradore   | $D(x, y, z) = \Sigma (1, 2, 4, 5, 7)$  |   |   |   |       |

Code No.: 12228 AS N/O

| 16.                    | a) | Simplify the following Boolean expressions to minimum number of literals:  a) xyz+x'y+xyz'  b) xy+x(wz+wz')  | 4 | 2 | 1 | 1,2   |
|------------------------|----|--|---|---|---|-------|
| denia - majar menerala | b) | Implement the given function with NOR-OR two level form $f(A, B, C, D) = \sum m(0, 1, 4, 6, 8, 9, 10, 12)$   | 4 | 2 | 2 | 1,2   |
| 17.                    |    | Answer any two of the following:   |   |   |   |       |
| а                      |    | Design a multiplier circuit capable of multiplying two binary numbers B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub> and A <sub>3</sub> A <sub>2</sub> A <sub>1</sub> A <sub>0</sub> using adders as building blocks. | 4 | 3 | 3 | 1,2,3 |
| b                      |    | For the following state table  | 4 | 3 | 4 | 1,2,3 |
|                        |    |  |   |   |   |       |

| Present state | Next state |     | Output |     |
|---------------|------------|-----|--------|-----|
| State         | x=0        | x=1 | x=0    | x=1 |
| a             | e          | a   | 0      | 0   |
| b             | С          | d   | 0      | 0   |
| С             | e          | f   | 0      | 0   |
| d             | h          | ь   | 1      | 0   |
| e             | С          | d   | 0      | 0   |
| f             | e          | a   | 1      | 1   |
| g             | h          | g   | 0      | 1   |
| h             | h          | b   | 1      | 0   |

a)Tabulate the reduced state table

b)Draw the state diagram corresponding to the reduced state table

c) Tabulate the PAL programming table and draw the fuse map for the combinational circuit that squares a three bit number.

4 3 5 1,2,3

M: Marks; L: Bloom's Taxonomy Level; CO; Course Outcome; PO: P

PO: Programme Outcome

| 1)   | Blooms Taxonomy Level - 1     | 2001 |
|------|-------------------------------|------|
| ii)  | Blooms Taxonomy Level - 2     | 20%  |
| iii) | Places T                      | 36%  |
| 111) | Blooms Taxonomy Level – 3 & 4 | 44%  |